A fast logic system designed to select predetermined combinations of three hits in three detectors is described. Central to this system is a random access memory IC that was especially designed for this application.
Introduction
In many high energy particle physics experiments involving scintillation counter hodoscopes, proportional wire chambers and spark chambers, it is necessary to generate triggers on the basis of space correlated signals from several detectors. This requirement is used in addition to the usual time correlation in order to select event candidates with the topological characteristics of the final states involved.
For many years experimenters in high energy particle physics have used two dimensional diode or transistor gate arrays or matrixes to define tighter trigger conditions for a wide variety of experimental situations. Usually these matrixes were used with scintillation counter hodoscopes of 10 to 50 or so elements each to define coplanarity or opening angle of two particles or to ensure the right charge of an outgoing particle in a magnetic field. These diode or transistor arrays were practical as long as the number of elements in each detector was not too large (% 50) and a two-fold combinational logic system was capable of defining the trigger sufficiently tightly.
High energy physicists have been looking for a means to make a high speed three dimensional space correlation to gain an additional degree of freedom for trigger selection logic. The need for high speed decision making (250 nsec or less) comes about from the necessity to trigger spark chambers and other short memory detection systems.
Advances in microelectronic technology have made possible an enormous increase in the number of elements in matrix arrays as well as the extension into a third dimension. Now it is possible to construct a logic system of combinations of three with 10 to 10 possible combinations. This is accomplished with the use of a special static random access memory (RAM) integrated circuit designed to allow simultaneous access to any or all locations. The memory is organized as a square array of 256 bits. That is, addressed by 16X and 16Y address lines that are brought outside the IC package. The output of the RAM is the logical NOR of all locations that are addressed in one read cycle. Thus the RAM is the equivalent of a 16 by 16 diode or transistor two-fold gate array, the outputs of which are NOR tied together (Fig. 1) Sixty-four IC packages can be readily mounted on a single printed circuit board (Fig. 3) . Now it becomes Each IC is a 16 by 16 by 2 Memory Array.
possible to construct a three-dimensional combinational logic system simply by making one such PC board for each element in the third-dimension. Logically this means forming a two-fold AND function between the OR output of each two-dimensional array and a corresponding element in the third-dimension, then taking an OR of all such AND gates (Fig. 4) . Thus for each element z Figure 4 Three-dimensional Gate Matrix in the third-dimension (third detector set) the RAMS are programmed to have "l"'s at the appropriate combinations in the other two dimensions (first and second detector sets).
This three-dimensional array of programmed AND gates makes possible trigger arrangements that define any combination of three projected points in space.
For example a topological arrangement of two or three particles in space or to define angle-momentum correlations of one or more particles. It should be noted that unlike some digital arithmetic logic systems this three-dimensional programmable matrix array will respond correctly in the presence of arbitrary numbers of simultaneous particles. Additional particles simply increase the probability of accidentally hitting a combination that was programmed into the array. This probability of accidental combinations is an ambiguity that exists in the detectors and is not introduced by the RAM array.
The System
The three-dimensional trigger systems in use at BNL are organized as 128 by 128 by 128 input matrices 226 (Fig. 5) . The detector outputs (mostly MWPC's) are strobed into a fast register which serves to address the RAM's. 180 ns later the overall OR tree is strobed to see if any of the addressed combinations contain logical "one's". 
